# MODULATION AND CONTROL OF THREE-PHASE PWM MULTILEVEL CONVERTERS

Josep Pou

#### (ABSTRACT)

Three-phase diode-clamped multilevel topologies are studied in this dissertation. These static converters can generate three or more voltage levels in each output phase, and are generally applied to high-power applications because of their ability to operate with larger voltages than the classical two-level converter. The analysis is mainly focused on the three-level topology, although there are also some contributions for converters with a larger number of levels. The main objectives are to propose new computationally efficient space-vector PWM modulation algorithms, to analyze the imbalances in the DC-link capacitors and the compensation for their effects, and to study advanced control loops. The results are obtained from different models in order to guarantee conclusion reliability. Furthermore, most of the results have been checked experimentally. The main contributions are summarized in the following.

A new space-vector PWM scheme is presented. This algorithm takes advantage of symmetry in the space-vector diagram in order to reduce processing time. The low-frequency oscillation that appears in the neutral point of the three-level converter for some operating conditions is analyzed and quantified. The information provided will help for the calculation of the DC-link capacitors in a given specific application.

The modulation algorithm is extended to converters with more than three levels. DC current components appear in the mid points of the DC-link capacitors for some operating conditions that make the system unstable. The unstable operating area of the four-level converter is revealed.

A novel and efficient space-vector PWM feedforward algorithm in the three-level converter is presented. This modulation strategy can achieve balanced AC output voltages despite any imbalance in the neutral point.

The negative effects of unbalanced linear loads and nonlinear loads on the neutral-point voltage balance are analyzed. A direct sequence of fourth-order harmonics in the AC currents can produce instability. The maximum allowed amplitude of these harmonics is shown.

Significant voltage-balancing improvements can be obtained when two converters are connected back-to-back. The limits in which the low-frequency neutral-point oscillation in the three-level converter can be removed are revealed. A practical example of this connection is the AC/DC/AC conversion used in motor drive applications able to operate with unity power factor.

Finally, an optimal multivariable control loop is applied to a three-level boost rectifier. Since the task of balancing voltages of the DC-link capacitors is assigned to the modulator stage, the linear quadratic regulator has been simplified.

## **ACKNOWLEDGMENTS**

First of all, I would like to thank my advisor, Dr. Rafael Pindado, for his guidance and support. He taught me how to teach and he introduced me to the exciting field of power electronics. His perfectionism has made me improve many details of my work. He has always helped me and encouraged me throughout the years we have worked together.

I wish to express my sincere gratitude to Dr. Dushan Boroyevich for his guidance and advice during my one-year stay at the Center for Power Electronics Systems (CPES), Virginia Tech, USA. He challenged me to find technical solutions to realistic problems; many of them are included in this dissertation. His extensive knowledge and helpful attitude gain my sincere admiration.

I would like to thank Dr. Fred C. Lee for giving me the opportunity to be a CPES member. Also, I enjoyed and learned a lot by attending his course.

I would like to express my appreciation to my colleagues of the Department of Electronic Engineering (DEE) of the Universitat Politècnica de Catalunya (UPC) in Barcelona, Dr. Joan Peracaula and Dr. Ramon Alcubilla, for trusting me and supporting me as much as I needed. I specially thank Dr. Josep Bordonau for helping me and encouraging me to go to CPES.

I wish to thank all my colleagues of the DEE in Terrassa for making it easier for me to spend a year out. Particularly, I would like to thank my friend Carles Jaén for his help and support, and to Dr. Toni Arias and Dr. Vicenç Parisi for encouraging me and for their valuable suggestions. I am very grateful to Manel Lamich for the interesting discussions we had. I would also like to express my gratitude to Dr. José Luis Romeral, Dr. Josep Balcells, Gabriel Capellá, Emiliano Aldabas and Marta Monzonís. I thank Vicenç Sala, Jorge Garcia, Javier Ares and Carles Morlas because I had a very good time discussing technical issues with them.

My research at Virginia Tech was enjoyable thanks to the CPES atmosphere. I would like to thank Sergi Busquets-Monge, Dr. Peter Barbosa, Dr. Carlos Aguilar, Marcelo Cavalcanti, Leonardo Serpa, Luca Solero, Francisco Canales, Dr. Yong Li, Dengming Peng, Dimos Katsis, Jeremy Ferrell, Troy Nergaard, Sebastian Rosado, Johan Strydom, Dr. Jose Pinheiro, Dr. Fred Wang, Teresa Shaw and many others.

I wish to express my gratitude to Paul Kane and Amy Shea for their help with my English.

I would like to honestly thank Valarie Robinson and Dr. Edwin Robinson for helping my wife and me so much during our stay in the USA. We felt at home thanks to their friendly welcome and warming care.

I would like to thank my parents for everything that they have done for me. They have supported and encouraged me during all my studies.

Finally, I would like to dedicate this dissertation to my wife Montse for her love, unconditional support and encouragement. This dissertation is her accomplishment as much as it is mine.

This work was supported by the "Departament d'Universitats, Recerca i Societat de la Informació" of the "Generalitat de Catalunya," under Grants 2000BEAI200225 and 2001BEAI200192, and by the "Ministerio de Ciencia y Tecnologia" of Spain under Project DPI2001-2213.

This work made use of ERC Shared Facilities supported by the National Science Foundation under Award Number EEC-9731677.

A la meva dona Montse, pel seu suport i comprensió.

To my wife Montse, for her support and understanding.

# **Table of Contents**

CHAPTER 1. INTRODUCTION	
1.1. Motivation and Objectives	
1.2. Review of Previous Research	
1.3. Major Results	9
CHAPTER 2. MULTILEVEL TOPOLOGIES. PROTOTYPE DESCRIPTION	
AND MODELING	
2.1. Multilevel Topologies	
2.1.1. Diode-Clamped Converter	
2.1.2. Floating-Capacitor Converter	
2.1.3. Cascaded H-bridge Converter	
2.1.4. General Data for Basic Multilevel Topologies	
2.2. Prototype Description	
2.2.1. SMES System	
2.2.2. Digital Control Hardware	
2.2.2.1. Description of the Controller Architecture	
2.2.2.2. Functions of the EPLD	
2.3. Models of the Diode-Clamped Converter	
2.3.1. Multilevel Models	
2.3.1.1. Phase Model	
2.3.1.2. Line-to-Line Model	
2.3.2. Three-Level Models	35
2.3.2.1. Phase Model	36
2.3.2.2. Line-to-Line Model	37
2.3.3. Model for the Control	38
2.3.3.1. State-Space Model	38
2.3.3.2. Equivalent Circuit	42
CHAPTER 3. SPACE-VECTOR PWM	
3.1. Space-Vector Modulation	
3.1.1. Three-Dimensional Vector Representation	
3.1.2. Two-Dimensional Vector Representation	
3.1.3. Limiting Area	
3.1.4. Calculation of Duty Cycles	
3.1.5. Calculation of Duty Cycles by Projections	
3.2. The Three-level Converter	
3.2.1. SVM under Voltage-Balanced Conditions	
3.2.2. Simplified Calculation of Duty Cycles	
3.2.3. The dq-gh Transformation	
3.2.4. Defining Real Vectors	
3.2.5. Modulation Techniques	
3.2.5.1. NTV Modulation	
3.2.5.2. Symmetric Modulation	
3.2.5.3. Simulated Results	
3.2.6. Limits of Control of the Voltage Balance	
3.2.6.1. Limits of NTV Modulation	
3.2.6.2. Limits of Symmetric Modulation	
3.2.7. Modulation Algorithm	
3.2.8. Experimental Results	89

3.3. Conclusions of the Chapter	93
CHAPTER 4. SPACE-VECTOR MODULATION IN HIGH-ORDER MULTILEVEL CONVERTERS	95
4.1. Introduction	
4.2. Modulation Strategy for High-Order Multilevel Converters	
4.2.1. Calculation of Duty Cycles	
4.2.2. Voltage-Balancing Criteria	
4.2.2.1. Method 1: Derivate Minimization	97
4.2.2.2. Method 2: Direct Minimization	
4.2.2.3. Compensating for One-Period Modulation Delay	.100
4.3. The Four-Level Converter	
4.3.1. Calculation of Duty Cycles	
4.3.2. Voltage-Balancing Control	
4.3.3. Simulated Results	
4.3.4. Limits of Voltage Balance	
4.4. Conclusions of the Chapter	. 1 12
CHAPTER 5. FEEDFORWARD SPACE-VECTOR PWM	113
5.1. Introduction	
5.2. SV Diagram under Unbalanced Conditions	
5.3. The Feedforward SV-PWM	
5.3.1. Bases of the Method	
5.3.2. Simulated Results	
5.3.3. Instability in the Rectifier Mode	
5.3.4. Experimental Results	
5.4. Conclusions of the Chapter	132
CHAPTER 6. IMBALANCES AND ADDITIONAL MODULATION ISSUES	133
6.1. Introduction	
6.2. Different Values of DC-Link Capacitors	134
6.3. AC-Side Imbalances	. 135
6.3.1. Linear Imbalances	
6.3.1.1. Symmetric Components	
6.3.1.2. Effects of Linear Imbalances on the NP Balance	
6.3.2. Nonlinear Loads	
6.3.2.1. Effects of Nonlinear Loads on the NP Balance	
6.3.3. Experimental Results	
6.4. Back-to-Back Connection	
6.6. Conclusions of the Chapter	
0.0. Conclusions of the onapter	. 130
CHAPTER 7. MULTIVARIABLE OPTIMAL CONTROL	159
7.1. Applications of Multilevel Converters	159
7.2. Proportional-Integral dq Controller	. 161
7.3. LQR Controller	
7.3.1. Introduction to the LQR	
7.3.2. Control Actuation Delay	
7.3.3. LQR with Integral Actuation	
7.3.4. Three-Level Boost Rectifier with LQR	
7.3.5. Simulated Results	
7.3.5.1. Unity PF Operation	.169

7.3.5.2. Non-Unity PF Operation	172
7.3.5.3. Effects of NP Voltage Oscillation	174
7.3.6. Experimental Results	
7.4. Conclusions of the Chapter	
	100
CHAPTER 8. CONCLUSIONS AND FUTURE RESEARCH	
8.1. Conclusions	
8.2. Future Research	
8.2.1. Correction of Narrow Pulses	
8.2.2. Complete NP-Balancing Modulation Strategies	190
APPENDIX A. THE DQ TRANSFORMATION	193
A.1. Definition	
A.2. Power Conservative Transformation	
A.3. Transformation of a State-Space-Formulated System	
A.3.1. General Application	
A.3.2. Application to the Three-Level System	
A.S.Z. Application to the Three-Level System	195
APPENDIX B. THE TWO-DIMENSIONAL SPACE-VECTOR	
TRANSFORMATION	197
B.1. Definition	197
B.2. Influence of Harmonics on the Vector	
B.3. Equivalences in the First Sextant	
REFERENCES	204
REFERENCES	ZU1
VITΔ	207

# **List of Figures**

Fig.		Three-level diode-clamped converter	
Fig.	2.2.	Four-level diode-clamped converter	
	2.3.	Functional diagram of the n-level diode-clamped converter	
		Example of voltage waveform generated by an n-level converter	
		(a) Three-level and (b) four-level floating-capacitor converters	
Fig.	2.6.	Imbricate cell, base of the floating-capacitor converter	20
Fig.	2.7.	Transitions between consecutive voltage levels	21
		Three-level converter	
		Multilevel cascade converter	
Fig.	2.10.	Four-level cascade converter	23
		SMES prototype	
		General diagram of the SMES system	
		Architecture of the SMES digital controller	
Fig.	2.14.	PWM signal-generation logic within the EPLD	29
Fig.	2.15.	General multilevel system to be modeled	32
Fig.	2.16.	Conventional signs of the variables of the three-level converter	36
		Equivalent small-signal circuit	
Fig.	3.1.	Functional diagram of an n-level diode-clamped converter	45
Fig.	<i>3.2.</i>	Three-dimensional SV diagram	46
Fig.	3.3.	Clark's Transformation: (a) director vectors, and (b) example of spatial vector	
		for $v_{a0}$ =200 V, $v_{b0}$ =300 V, and $v_{c0}$ =-100 V	48
Fig.	<i>3.4.</i>	SV diagram of the two-level converter	49
Fig.	3.5.	SV diagrams of (a) the three-level converter, and (b) the four-level converter	49
Fig.	3.6.	Limiting area to generate the reference vector $(\vec{m})$ by using three vectors	50
Fia.	3.7.	Boundary of the area, determined when $d_3$ =0	51
_		Projections of the reference vector $\vec{m}$ ( $\vec{p}_1$ and $\vec{p}_2$ )	
_		Three-level vector diagram divided into sextants and regions	
		Maximum length of the normalized reference vector in steady-state	<b>0</b> 7
g.	0.70.	conditions	56
Fia.	3.11.	Projections of the normalized reference vector in the first sextant	
		Projections for Regions 1, 2 and 3	
		Graphical representation of the dq-gh transformation	
		Components gh from different reference vectors. Equivalences in the first	
3		·	59
Fia.	3.15.	Example of control of the NP current by proper selection of the double	
3		vectors. Vector 100 produces $i_1=i_a$ , whereas vector 211 produces $i_1=i_b+i_c=-i_a$	61
Fia.	3.16.	New regions for symmetric modulation. Example of vector sequences for	
3		Region 1	63
Fia.	3.17.	Sequence of modulation cycles	
_		NTV modulation with modulation period $T_m$ =50 $\mu$ s:	
g.	0	(a) m=0.4; (b) m=0.6; and (c) m=0.8	69
Fia.	3.19.	Symmetric modulation with modulation period $T_m$ =50 $\mu$ s:	
g.		(a) m=0.4; (b) m=0.6; and (c) m=0.8	70
Fia	3.20	NTV and symmetric modulation with modulation period $T_m$ =500 $\mu$ s and $m$ =0.6:	. •
9.	J. 20.	(a) NTV; (b) NTV with compensation for one-period delay; and (c) symmetric	
		modulation	71
Fia	3.21	Voltages in the DC-link capacitors with symmetric modulation. Magnification	, ,
y.	J. Z 1.	from Fig. 3.20(c)	72
Fin	3 22	Normalized maximum (solid line) and minimum (dashed line) local averaged	, _
y.	J.LL.	NP current. Examples given for purely resistive load ( $\varphi$ =0°):	
		(a) $m=1$ ; (b) $m=0.9541$ ; (c) $m=0.9$ ; (d) $m=0.7$ ; (e) $m=0.5$ ; and (f) $m=0.3$	75
		1 / · · · · · · · · · · · · · · · · · ·	_

Fig.	3.23.	Normalized maximum (solid line) and minimum (dashed line) local averaged	
		NP current. Examples given for purely inductive load ( $\phi$ =-90°):	
		(a) m=1; (b) m=0.9; (c) m=0.7; (d) m=0.5774; (e) m=0.5; and (f) m=0.3	77
Fig.	3.24.	(a) Minimum local averaged values and (b) whole-line-period averaged	
		values of the upper NP current waveforms	
		NP current availability for different PF values	
Fig.	3.26.	Normalized NP voltage ripple for NTV	82
Fig.	3.27.	Normalized maximum (solid line) and minimum (dashed line) local averaged NP current for symmetric modulation. Examples given for a purely resistive load ( $\varphi$ =0°):	0.4
		(a) m=1; (b) m=0.9541; (c) m=0.9; (d) m=0.7; (e) m=0.5; and (f) m=0.3	84
⊢ıg.	3.28.	Normalized maximum (solid line) and minimum (dashed line) local averaged NP current for symmetric modulation. Examples given for a purely inductive load ( $\varphi$ =-90°):	05
Fia:	2 20	(a) m=1; (b) m=0.9; (c) m=0.7; (d) m=0.5; (e) m=0.3; and (f) m=0.1	85
rıg.	3.29.	(a) Minimum local averaged values and (b) whole-line-period averaged values of the upper NP current waveforms	86
Fia	3 30	Normalized NP voltage ripple for symmetric modulation	
		General diagram of the SVM algorithm	88
		Line-to-line voltage ( $v_{ab}$ ) and output currents ( $i_a$ and $i_b$ ), for modulation index	00
ı ıg.	0.0L.	m=0.9	90
Fig.	3.33.	Line-to-line voltage $(v_{ab})$ and output currents $(i_a \text{ and } i_b)$ , for modulation index	
		m=0.4	91
Fig.	3.34.	DC-link voltages ( $v_{C1}$ and $v_{C2}$ ), filtered line-to-line voltage ( $v_{ab}$ ) and output	
		phase current (i <sub>b</sub> ). The NP voltage is released to be controlled by the	
		modulation itself	92
Fig.	4.1.	Possible triangular regions: (a) up triangle and (b) down triangle	96
Fig.		Distribution of the MP currents in the capacitors	
_		Distribution of currents in the DC-link capacitors of a four-level converter	
_		Four-level vector diagram divided into regions	
_	4.5.	Maximum amplitude of the normalized reference vector in steady-state conditions	104
Fia	4.6.	Examples of reference vector lying in (a) up-triangle region and (b) down-	,,,,
g.		triangle region	104
Fia	<b>4</b> 7	Analysis of voltage balancing strategies operating with unity PF.	
9.		Left graphics: method 1 (derivate minimization).	
		Right graphics: method 2 (direct minimization)	108
Fia	48	Analysis of voltage balancing strategies operating with 0.5 inductive PF.	700
· ·g.	7.0.	Left graphics: method 1(derivate minimization).	
		Right graphics: method 2 (direct minimization)	100
Fia	4.9.	Limits of voltage balance in the four-level diode-clamped converter	
_		Distortion in the line-to-line output voltages due to low-frequency oscillation in	, , , ,
ı ıg.	0.1.	the NP	114
Fig.	5.2.	Vector diagram in the case of unbalanced voltages in the DC-link capacitors:	
		(a) $v_{C1} > v_{C2}$ and (b) $v_{C1} < v_{C2}$	115
Fig.	<i>5.3.</i>	Symmetries in the first sextant in the case of unbalanced voltages in the DC-	
		link capacitors (v <sub>C1</sub> >v <sub>C2</sub> )	118
Fig.	<i>5.4.</i>	Shape of the regions depends on which short vectors are selected	118
Fig.	5.5.	Different projections of the reference vector in the normalized first sextant	
_		Simulated results. Averaged variables for different load current angles $(\varphi)$ .	
•		Left graphics: without feedforward compensation.	
		Right graphics: with feedforward compensation	124
Fia.	5.7.	Voltage ripple in the NP for different load current angles ( $\varphi$ ):	
3'		Discontinuous lines: no compensation.	
		Continuous lines: with feedforward compensation	125
Fia	5.8.	Stability limits of feedforward modulation in the rectifier operation mode	
_		Connection used for the experimental results	128

Fig.	5.10.	DC-link voltages ( $v_{C1}$ and $v_{C2}$ ), filtered line-to-line voltage ( $v_{ab}$ ) and output	
		phase current ( <i>i<sub>b</sub></i> ): (a) no compensation, and (b) with feedforward modulation	129
Fig.	5.11.	Experimental and simulated results with significant NP voltage ripple for the	
_		noncompensated modulation	130
Fig.	5.12.	Experimental and simulated results with significant NP voltage ripple for the	
•		feedforward modulation	131
Fig.	6.1.	Dynamic model of the NP in the three-level converter	134
_		Example of symmetrical component decomposition	
_		Averaged variables for different loading conditions:	
3 -		(a) balanced linear load,	
		(b) positive and negative sequences of currents, and	
		(c) only negative sequence of currents	138
Fia	64	Low-frequency NP voltage oscillation produced by some h-order current	, 00
9.	<b>v.</b>	harmonics	140
Fia	6.5.	Direction of the currents in the SV diagram as a consequence of a set of	
ı ıg.	0.0.	fourth-order current harmonics	141
Fig.	6.6	Maximum amplitude of the fourth-order harmonic in the steady-state condition	
_		Connection used for the analysis of linear imbalances and nonlinear loads	
		Balanced linear load	
		Unbalanced linear load	
_		Nonlinear load (case 1)	
_		Nonlinear load (case 2)	
_		Three-level motor drive application with active front end	
		Limits of the NP current control for constant output current (I <sub>RMSo</sub> =ct.), unity	140
rıy.	0.13.	input PF ( $\varphi$ =0°, 180°) and 100% efficiency ( $\eta$ =1)	110
Ei~	611		
		Limits of the NP balance versus the DC-link voltage	151
rıy.	0.15.	Local averaged variables: NP voltage $(v_{C1})$ , and line-to-line output voltages for	
		the case $\varphi_0$ =-30°: (a) $m_i$ =0.7 and (b) $m_i$ =0.8 with active front end, and (c)	450
<b>-:</b>	C 4C	m <sub>i</sub> =0.8 with passive front end	
rig.	0.10.	Examples of overmodulation: (a) general case and (b) maximum amplitude	154
		Amplitude of the output voltage fundamentals versus the modulation index	155
rıg.	6.78.	Line-to-line local averaged output voltages and spectra for: (a) m=1;	
		(b) m=1.08; and (c) m≥1.1547	
		Low-frequency THD in overmodulation	
		Multilevel converter applied to renewable energy	
_		Decoupled PI-dq controller	
Fig.		Basic LQR diagram	
Fig.		LQR diagram with integral actuation	
Fig.		Three-level system to be controlled	
		Simulated results for unity PF operation	171
Fıg.	7.7.	Simulated results for non-zero reactive current.	
		Left graphics: with non-compensated NTV modulation.	
		Right graphics: with feedforward modulation	
Fig.		Voltages and currents in the three-level system	
_		System considered for the experimental results	177
Fig.	7.10.	DC-link voltage ( $v_{DC}$ ), a utility phase voltage ( $e_a$ ) and a phase current ( $i_a$ )	
		during the transitory process of turning the switch on	178
Fig.	7.11.	Line-to-line voltage of the converter (v <sub>ab</sub> ) during a process similar to that shown	
		in Fig. 7.10	179
Fig.	7.12.	Voltages of the DC-link capacitors ( $v_{C1}$ and $v_{C2}$ ) and dq-transformed currents	
-		$(i_d \text{ and } i_q)$ during the connection and disconnection of the load	180
Fig.	8.1.	Concerned areas for small duty cycles of vectors in the first sextant	
Fig.	<i>8.2.</i>	Displacement of the reference vector due to small duty-cycle correction	
-		(d <sub>1</sub> <d<sub>min)</d<sub>	189
Fig.	8.3.	First-sextant regions:	
-		(a) standard nearest-vector distribution and	
		(b) new regions based on zero-NP-current vectors	191

## **List of Tables**

Table 2.1.	Possible states of the switches in (a) the three-level, and (b) the four-level floating-capacitor converters	20
Table 2.2.	Main characteristics of multilevel topologies	24
	Summary of information for the SVM	57
Table 3.2.	Determination of the sextant and the equivalent components $m_1$ and $m_2$ in the first sextant	59
Table 3.3.	Interchanges of the output states depending on the sextant in which the reference vector lies (after making calculations in the first sextant)	60
Table 3.4.	(a) Criteria for selection between vectors 100 and 211, and vectors 110 and 221; and (b) equivalences of currents to process calculations in the first sextant.	61
Table 3.5.	Sequences of vectors in the first sextant by NTV modulation	
Table 3.6.	Sequences of vectors in the first sextant by symmetric modulation	
	Regions and duty cycles of vectors in the first sextant	105
	Dependence of vectors in the first sextant with the voltages of the DC-link	
	capacitors	116
Table 5.2.	Region set condition and duty-cycle calculation	120
Table 8.1.	Duty cycles that may produce narrow pulses in the devices	188

## **List of Abbreviations and Acronyms**

A/D: analog-to-digital (converter)

AC: alternating current

AVG: average CLK: clock

CPES: Center for Power Electronics Systems

CMOS: complementary metal-oxide-silicon (transistor)

D/A: digital-to-analog (converter)

DC: direct current

DEE: Department of Electronic Engineering

DSP: digital signal processor EMI: electromagnetic interference

EPE: European conference on Power Electronics and applications

EPLD: erasable and programmable logic device

GTO: gate turn-off thyristor

HVDC: high-voltage direct current

IEEE: Institute of Electrical and Electronics Engineers

IGBT: insulated gate bipolar transistor

IRQ: interrupt request

LQR: linear quadratic regulator

MAX: maximum MIN: minimum

MIMO: multi-input multi-output (system) MIPS: million of instructions per second

MP: mid point

MSPS: million of samples per second

MUX: multiplexor NP: neutral point

NPC: neutral-point-clamped (converter) NTV: nearest-three-vector (modulation) PEBB: power electronics building block

PEDS: Power Electronics and Drive Systems
PEMC: Power Electronics and Motion Control
PESC: Power Electronics Specialists Conference

PF: power factor

PH: phase

PI: proportional integral

PIEMC: Power Electronics and Motion Control conference

PLL: phase-locked loop

PROM: programmable read only memory

PWM: pulsewidth modulation

RMS: root mean square

SAAEI: Seminario Anual de Automática, Electrónica industrial e Instrumentación

S/H: sample and hold

SMES: superconducting magnetic energy storage

SPWM: sinusoidal pulsewidth modulation

SV: space vector

SVM: space-vector modulation

SV-PWM: space-vector pulsewidth modulation UPC: Universitat Politècnica de Catalunya

UPS: uninterruptible power system

USA: United States of America

VA: Virginia

VAR: volt-ampere reactive VSI: voltage-source inverter ZCT: zero-current transition

## **Terminology**

#### **Glossary of Generic Terms**

d<sub>x</sub>: duty cycle

 $\hat{l}_{hx}$ : current amplitude of the x-order harmonic

 $i_{Cx}$ : current thought a capacitor

 $Im(\vec{x})$ : imaginary part of  $\vec{x}$ 

 $i_x$ : mid current in the x-point of an n-level converter (x={1, 2, 3, ..., n-1})

 $\vec{p}_x$ : vector projection

 $Re(\vec{x})$ : real part of  $\vec{x}$ 

 $\mathbf{U}_{x} = \begin{bmatrix} 1 & 1 & 1 & \cdots & 1 \end{bmatrix}^{T}$ ; in which x is the number of ones

 $v_{Cx}$ : voltage of a DC-link capacitor (x={1, 2, 3, ..., n-1})

 $\vec{x}$ : generic vector

 $|\vec{x}|$ , x: vector norm or length of vector  $\vec{x}$ 

x<sub>i</sub>: input variables of the back-to-back connection

 $x_o$ : output variables of the back-to-back connection

 $\overline{x}$ : local-averaged variable

 $\tilde{x}$ : small-signal variable

 $\hat{\mathbf{X}}$ : vector (or matrices) of a state-space-formulated system that includes the control loop

 $\mathbf{X}^{-1}$ : inverse of square matrix  $\mathbf{X}$ 

 $\mathbf{X}^{\mathsf{T}}$ : transpose of matrix  $\mathbf{X}$ 

 $\mathbf{X}_{\{i,j\}}$ : i x j matrix

X\*: reference value

 $\hat{X}$ : amplitude of a sinusoidal variable

 $X_{\rm RMS}$  : RMS value of a periodic waveform

x(k): sampled variable at period k

 $\mathbf{x}_{(k)}$ : sampled vector at period k

x(t): time-dependent variable

 $\mathbf{x}_{(t)}$ : time-dependent vector

 $x_{ss}$ : steady-state value of a variable

x,: rotating coordinate variables

X<sub>r</sub>: rotating coordinate matrices

 $[X_1, X_2]$ : closed interval  $X_1 \le x \le X_2$ 

 $\theta$ : angle

#### Glossary of Particular Terms and Definitions

$$\vec{a} = e^{j\frac{2\pi}{3}}$$

A, B, C and D: matrices of the linear state-space representation of a system

 $\mathbf{A}_d$ ,  $\mathbf{B}_d$ ,  $\mathbf{C}_d$  and  $\mathbf{D}_d$ : matrices of the discrete state-space representation of a system

C: capacitor

C<sub>f</sub>: floating capacitor

 $e_a$ ,  $e_b$  and  $e_c$ : utility phase voltages

 $e_d$ ,  $e_q$  and  $e_o$ : dq transformed utility phase voltages

$$\mathbf{e}_{ph} = [\mathbf{e}_a \quad \mathbf{e}_b \quad \mathbf{e}_c]^\mathsf{T}$$

$$\mathbf{e}_{LL} = [\mathbf{e}_{ab} \quad \mathbf{e}_{bc} \quad \mathbf{e}_{ca}]^{\mathsf{T}} = [\mathbf{e}_{a} - \mathbf{e}_{b} \quad \mathbf{e}_{b} - \mathbf{e}_{c} \quad \mathbf{e}_{c} - \mathbf{e}_{a}]^{\mathsf{T}}$$

E<sub>L</sub>: RMS line-to-line utility voltage

f. line frequency

 $f_m$ : modulation frequency

fs: sample frequency and switching frequency

 $f_{s mean}$ : mean switching frequency. Complete turn-on and turn-off cycles in the total switches of the NPC divided by 12.

G: parameter related to the quadratic error of the voltages in the DC-link capacitors

I: unit matrix

 $i_a$ ,  $i_b$  and  $i_c$ : phase currents in the AC side of a converter

 $i_{ap}, i_{bp}$  and  $i_{cp}$ : positive sequence of currents

 $i_{an}$ ,  $i_{bn}$  and  $i_{cn}$ : negative sequence of currents

 $i_{ao}$ ,  $i_{bo}$  and  $i_{co}$ : zero sequence of currents

$$\mathbf{i}_{ph} = \begin{bmatrix} i_a & i_b & i_c \end{bmatrix}^\mathsf{T}$$

$$\mathbf{i}_{LL} = \begin{bmatrix} i_{ab} & i_{bc} & i_{ca} \end{bmatrix}^{\mathsf{T}} = \begin{bmatrix} i_{a} - i_{b} & i_{b} - i_{c} & i_{c} - i_{a} \end{bmatrix}^{\mathsf{T}}$$

 $i_{\rm d},i_{\rm q}$  and  $i_{\rm o}$ : dq transformed phase currents

$$\mathbf{i}_{dq} = \begin{bmatrix} i_d & i_q \end{bmatrix}^\mathsf{T}$$

$$\bar{\mathbf{i}}_{MP} = \begin{bmatrix} \bar{i}_{n-2} & \bar{i}_{n-3} & \cdots & \bar{i}_1 \end{bmatrix}^{\mathsf{T}}$$
; local-averaged mid-point currents

 $\bar{\it i}_{\rm 1min}$  : minimum local-averaged NP current

 $\bar{l}_{1ava}$ : average NP current over a line period

 $\hat{l}$  : current amplitude (fundamental)

 $I_{RMS}$ : RMS value of the phase currents of the converter (fundamentals)

J: LQR quadratic performance index

K: LQR optimal solution matrix

L: inductance

m: modulation index (in the case of linear modulation  $m = \hat{V}_{LL}/V_{DC}$  and  $0 \le m \le 1$ )

 $(m_g, m_h)$ : normalized components of the reference vector in the non-orthogonal ghaves

 $(m_1, m_2)$ : normalized components of the equivalent reference vector in the first sextant in the non-orthogonal gh axes

 $(m'_1, m'_2)$ : components of the equivalent reference vector in the first sextant in the non-orthogonal gh axes

 $(m_{OV1}, m_{OV2})$ : normalized components of the equivalent reference vector in the first sextant in the non-orthogonal gh axes for overmodulation mode

$$m_{12} = 2 - m_1 - m_2$$

 $\vec{m}$ : reference vector

 $\vec{m}_n$ : normalized reference vector

$$m_n = \frac{\sqrt{3}}{2}(n-1)m$$
; amplitude of the normalized reference vector

M, Q and R: hermitic weighting matrices positively defined for evaluation of the parameter J in the LQR

n: number of available voltage levels in each leg of a multilevel converter. This number typifies an n-level converter

*N*: neutral-point of a three-phase star-connected load. Also, last sample of a discrete sequence in the definition of the parameter *J* in the LQR

p: instantaneous power

R: electrical resistance

 $s_{ij}$ : switching function,  $s_{ij} = \begin{cases} 1 & \text{if } i \text{ is connected to } j, \text{ and } \\ 0 & \text{otherwise.} \end{cases}$ 

 $s_x$ : sextant function,  $s_x = \begin{cases} 1 & \text{if the reference vector lies in sextant } x, \text{ and } 0 \\ 0 & \text{otherwise.} \end{cases}$ 

S: interchanging matrix that depends on sextant functions

 $\mathbf{S}_{T} = \mathbf{T}_{dq} \mathbf{S}^{\mathsf{T}}$ ; transformed interchanging matrix that depends on sextant functions

t: time

T: line period

 $T_m$ : modulation period

 $\mathbf{T}_{dq}$ : dq transformation or park transformation

u: input vector or control variables in the state-space representation

 $v_{a0}, v_{b0}$  and  $v_{c0}$ : output voltages of a multilevel converter refereed to the lower DC-link voltage

$$\mathbf{v}_{ph} = \begin{bmatrix} v_{a0} & v_{b0} & v_{c0} \end{bmatrix}^{\mathsf{T}}$$

$$\mathbf{v}_{C} = \begin{bmatrix} v_{C(n-1)} & v_{C(n-2)} & \cdots & v_{C1} \end{bmatrix}^{\mathsf{T}}$$

$$\mathbf{v}_{C3L} = \begin{bmatrix} v_{C2} & v_{C1} \end{bmatrix}^{\mathsf{T}}$$

 $v_{DC}$ : total DC-link voltage as a variable (in modeling and controlling sections)

 $V_{DC}$ : constant or rated total DC-link voltage

 $V_{DC1}$ : voltage source applied to the lower DC-link capacitor

 $V_{DC2}$ : voltage source applied to the upper DC-link capacitor

 $\hat{V}_{II}$ : line-to-line voltage amplitude

v<sub>N0</sub>: neutral voltage of a star-connected load refereed to the lower DC-link level

**x**: state vector in the state-space representation

y: output vector in the state-space representation

 $\alpha$ ,  $\beta$ : orthogonal axes in a two-dimensional representation

$$\beta = \frac{I_{RMS}}{fCV_{DC}}; \text{ nondimensional balancing parameter}$$

$$\gamma_1 = \frac{V_{C1}}{V_{DC}/2}$$
; parameter for the imbalance in the lower DC-link capacitor

$$\gamma_2 = \frac{V_{C2}}{V_{DC}/2}$$
; parameter for the imbalance in the upper DC-link capacitor

$$\Delta p_C = \frac{d\varepsilon_C}{dt}$$
; total instantaneous power in the DC-link capacitors

$$\Delta v_C = v_C - \frac{V_{DC}}{n-1}$$
; voltage error in a DC-link capacitor

 $\Delta v_{\mathit{NP}}$ : low-frequency peak-to-peak NP voltage ripple

$$\Delta v_{NPn} = \frac{\Delta v_{NP}}{I_{RMS}/fC}$$
; normalized low-frequency peak-to-peak NP-voltage ripple

 $arepsilon_{ extsf{C}}$  : total electric energy stored in the DC-link capacitors

 $\theta_n$ : angle of the normalized reference vector (first sextant)

 $\theta_{\rm o}$ : initial angle

 $\theta_{\it r}$  : rotating coordinated angle of the dq transformation

 $\eta$  : efficiency

 $\varphi$ ,  $\varphi_1$ : current phase angle refereed to the voltage phase angle (fundamentals)

 $\omega = 2\pi f$ ; angular frequency